Amimon AMN12100R44 AMN12100 Receiver - WHDI Wireless Modules User Manual AMN12100 WHDI Receiver Data Manual

Amimon Ltd. AMN12100 Receiver - WHDI Wireless Modules AMN12100 WHDI Receiver Data Manual

UserManual.wiki >

AMN12100R44 User Manual >

Contents

1. Users Manual
2. User Manual

Users Manual

AMN12100 WHDITM Receiver Module Datasheet Version 1.0 Version 1.0 AMIMON Confidential

Version 1.0 AMIMON Confidential ii

Table of Contents Table of Contents Chapter 1, Introduction ................................................................................... 1 1.1 Features......................................................................................................................................................... 1 Chapter 2, Overview........................................................................................ 3 2.1 AMN2210 WHDI Baseband Receiver .......................................................................................................... 4 2.2 LPC2103 Mini-MAC µController .................................................................................................................. 4 2.3 MAX2828 5GHz (802.11a) Transceiver........................................................................................................ 5 2.4 Power Amplifier (PA).................................................................................................................................... 5 2.5 Board Connector (WHDITM Connector)....................................................................................................... 5 2.6 E2PROM......................................................................................................................................................... 5 2.7 40MHz Clock Gen.......................................................................................................................................... 5 Chapter 3, Interfaces ...................................................................................... 7 3.1 Video Data Input and Conversions............................................................................................................. 7 3.1.1 Video Interface Output Timing Diagram....................................................................................................... 8 3.2 Audio Data Capture ...................................................................................................................................... 9 3.2.1 I2S Bus Specification .................................................................................................................................. 10 3.3 Management Buses and Connectors ....................................................................................................... 12 3.3.1 Two-Wire Serial Bus Interface.................................................................................................................... 12 3.3.2 Interrupts .................................................................................................................................................... 13 3.4 Reset and Wake-up Timer.......................................................................................................................... 14 Chapter 4, WHDI Connector Pin-Outs............................................................ 15 4.1 Signals ......................................................................................................................................................... 15 4.2 Connector Schematics............................................................................................................................... 16 4.3 Pin List......................................................................................................................................................... 17 Chapter 5, Electrical Specifications ............................................................. 19 5.1 Operating Conditions and Electrical Characteristics ............................................................................. 19 Version 1.0 AMIMON Confidential iv

Table of Contents Chapter 6, Design Guidelines........................................................................ 21 6.1 Digital Layout Recommendation............................................................................................................... 21 6.1.1 Stuck Up ..................................................................................................................................................... 21 6.1.2 General Guidelines..................................................................................................................................... 22 6.1.3 WHDI Lines ................................................................................................................................................ 22 6.1.4 Power and Ground ..................................................................................................................................... 22 6.2 RF Design Recommendation..................................................................................................................... 23 6.2.1 RF Components ......................................................................................................................................... 23 6.2.2 Power Management ................................................................................................................................... 23 6.2.3 Device Application Notes ........................................................................................................................... 23 6.2.4 Antennas .................................................................................................................................................... 23 Chapter 7, Mechanical Dimensions............................................................... 25 Version 1.0 AMIMON Confidential v

List of Figures List of Figures Figure 1: AMN12100 Block Diagram......................................................................................................................... 3 Figure 2: WHDI Baseband Receiver Chipset............................................................................................................ 4 Figure 3: Video Data Receiver Path.......................................................................................................................... 7 Figure 4: Timing Diagram.......................................................................................................................................... 9 Figure 5: I2S Simple System Configurations and Basic Interface Timing ............................................................... 10 Figure 6: I2S Output Timings ................................................................................................................................... 11 Figure 7: Two-Wire / Application-MiniMAC connection........................................................................................... 12 Figure 8: Two-Wire MiniMAC Write Commands ..................................................................................................... 12 Figure 9: Two-Wire Read Command....................................................................................................................... 13 Figure 10: Reset Mechanism .................................................................................................................................. 14 Figure 11: WHDI Connector .................................................................................................................................... 16 Figure 12: Receiver RF Power Scheme.................................................................................................................. 23 Figure 13: Mechanical Dimensions ......................................................................................................................... 25 List of Tables Table 1: Common Supported Video Input Resolutions ............................................................................................. 8 Table 2: Video Channel Mapping.............................................................................................................................. 8 Table 3: Video Interface ............................................................................................................................................ 8 Table 4: Audio Interface Ouput Timing.................................................................................................................... 11 Table 5: Device Addresses ..................................................................................................................................... 12 Table 6: WHDI Connector Signals .......................................................................................................................... 15 Table 7: Rx WHDI Connector Pin List ..................................................................................................................... 17 Table 8: Absolute Maximum Ratings over Operating Case Temperature Range................................................... 19 Table 9: Recommended Operating Conditions ....................................................................................................... 19 Table 10: Electrical Characteristics over Recommended Range of Supply Voltage and Operating Conditions........................................................................................................................................... 19 Table 11: Digital Layout Recommendation ............................................................................................................. 21 Version 1.0 AMIMON Confidential vi

Revision History Revision History Version Date Description 0.1 - Initial Release 0.5 19-Jun-07 Added Design Guidelines Updated Reset Mechanism Updated Two-Wire Serial Bus Protocol Definition 0.6 19-June-07 Added Mechanical Dimensions 1.0 06-Nov-07 Added FCC certification and compliance Added Table 2 Updated Table 4 Version 1.0 AMIMON Confidential vii

Revision History Version 1.0 AMIMON Confidential viii

Introduction Chapter 1 Introduction The AMN12100 is the first generation of WHDITM receiver module based on AMIMON's AMN2210 baseband receiver chip. The AMN12100 WHDITM wireless receiver module, together with the AMN11100 WHDITM wireless transmitter module, presents the ultimate solution for converting any High Definition (HD) system into a wireless one. This add-on module enables wireless A/V applications that can easily fit into the living room and eliminate traditional A/V wiring. The ultimate HD video and audio quality and robustness are unmatched by any other wireless technology and present a true alternative to cable. The WHDI system transmits uncompressed video and audio streams wirelessly and thus simplifies and eliminates system issues experienced with any other known wireless-based solutions, such as lip-sync, large buffers and other burdens like retransmissions or error propagation. 1.1 Features • Uncompressed and uncompromised HD video quality, using AMIMON's baseband chipsets:  AMN2210: WHDITM Baseband Receiver • WHDI – Wireless High Definition Interface:  Digital video: 30-bit RGB or YCrCb  Digital audio: I2S and SPDIF  Two-wire serial bus slave interface  Two interrupt lines • Supports any uncompressed video resolutions, including:  HD: 720p, 1080i, 1080p, 576i, 576p, 480p, 480i  PC: VGA (640x480), SVGA (800x600), XGA (1024x768)  Panel: 854x800, 1280x768, 1366x768 • Audio:  Up to 3Mbps audio stream:  I2S: Two PCM channels (sampled up to 48 KHz x 24 bit)  SPDIF: Including AC-3, DTS • Strong 256-bit AES encryption • User-defined two-way channel with minimum 10 Kbps for data and control • Less than 1mSec latency between source and sink Version 1.0 AMIMON Confidential 1

Introduction • Small mechanical footprint:  With PCB integrated antennas.  Optional external antennas. • RF characteristics:  MIMO technology, using 5GHz unlicensed band, 18MHz bandwidth.  Coexists with 802.11a/n and 5.8GHz cordless devices.  Support for Automatic Transmission Power Control (ATPC).  No line of sight needed between transmitter and receiver. It has a range of over 30 meters, suitable for almost any room.  14mW typical transmission power.  Maximum 45mW transmission power. • Power requirements:  3.3V (±5%), ~5.6W • Certification & Compliance:  This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.  Any changes or modifications not expressly approved by Amimon for compliance could void the user's authority to operate the equipment.  This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:  Reorient or relocate the receiving antenna.  Increase the separation between the equipment and receiver.  Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.  Consult the dealer or an experienced radio/TV technician for help. • Caution: The module should be positioned so that personnel in the area for prolonged periods may safely remain at least 20 cm (8 in) in an uncontrolled environment from the module. Observe FCC OET Bulletin 56 “Hazards of radio frequency and electromagnetic field” and Bulletin 65 “Human exposure to radio frequency electromagnetic fields.” Version 1.0 AMIMON Confidential 2

Overview Chapter 2 Overview The AMN12100 WHDI Video Display Unit (VDU) is designed to be at the receiver end of the WHDI downstream. The AMN12100 receives wireless downstream transmission, demodulates it and regenerates the video, audio and control content transmitted by the AMN11100 WHDI transmitter. The receiver works at the 5GHz unlicensed band. Figure 1 displays a block diagram of the AMN12100. It has an MIMO design of five wireless input channels, and one slow rate output wireless channel, which generates an upstream channel for data content transmissions. The outputs from the VDU are digital uncompressed video, digital audio and control, all via the WHDI connector. The MiniMAC uC is responsible for the control and the management. MAX28285Ghz RxMAX28285Ghz Rx&UplinkMAX28285Ghz RxMAX28285Ghz Rx40MCLOCKGEN.80 Pi n WH D ITH ConnectorSPIAnalogMUX(RSSI/PADET)Clock40MClock20MHz AMIMON Confidential 3 uCMiniMACVIDEOControlTwo-WireRESETInterruptAudioInt uC ResetE2PROMGPIOsPAMAX28285Ghz RxAMN2210WHDITM Baseband Receiver Figure 1: AMN12100 Block Diagram Version 1.0

Overview The main building blocks of the AMN12100 are as follows: • AMN2210 WHDI Baseband Transmitter, as briefly described on page 4 • LPC2103 Mini-MAC µController, as briefly described on page 4 • MAX2828 5GHz (802.11a) Transceiver, as briefly described on page 5 • Power Amplifier (PA), as briefly described on page 5 • Board Connector (WHDITM Connector), as described on page 5 • E2PROM, as described on page 5 • 40MHz Clock Gen, as described on page 5 2.1 AMN2210 WHDI Baseband Receiver The AMN2210 WHDITM baseband receiver chip is the heart of the AMN12100 WHDI Receiver module. The AMN2210 interfaces the A/V source through the WHDI connector, and is controlled on board by the MiniMAC uC. Figure 2: WHDI Baseband Receiver Chipset The AMN2210 is based on MIMO technology receiving up to five input channels. Five analog-to-digital converters and one digital-to-analog converter are embedded within the chip. The AMN2210 internal PLL accepts an input clock frequency of 40MHz. The input frequency is multiplied and then used as an internal system clock. 2.2 LPC2103 Mini-MAC µController The LPC2103 microcontroller is based on a 16-bit/32-bit ARM7TDMI-S CPU, with embedded 32kB high-speed memory. It is used as an external microcontroller for implementing the MAC layer of the WHDI link. The LPC2103 internal PLL accepts an input clock frequency of 20MHz and generates an internal 60MHz system clock.. Version 1.0 AMIMON Confidential 4

Overview 2.3 MAX2828 5GHz (802.11a) Transceiver The VDU has five MAX2828 chips embedded in it. The MAX2828 is a single-chip, RF transceiver IC designed specifically for single-band 4.9GHz to 5.875GHz, OFDM, 802.11 WLAN applications. It includes all the circuitry necessary to implement the RF transceiver function, providing a fully integrated receive path, transmit path, VCO, frequency synthesizer and baseband/control interface. Only the PA, RF switches, RF bandpass filters (BPF), RF BALUNs and a small number of passive components are required to form the complete RF front-end solution. AMIMON's WHDITM technology uses the low cost and high availability of the 802.11a/n RF to allow low-cost RF for the video modem. Future generations of the WHDI modem will use an AMIMON-designed, cost-efficient, single-chip, integrated RFIC for multiple transmits on the transmitter side and a single-chip integrated RFIC for multiple receivers on the receiver side. 2.4 Power Amplifier (PA) In order to extend the operating range for the AMN12100 upstream, the RF transmitter uses a power amplifier. The power amplifier has an output power detector for TPC purposes. Amimon has implemented Anadigics AWL6951 PA on the AMN12100. 2.5 Board Connector (WHDITM Connector) For information regarding the connector specification and pin-outs see section 4.1, AMN12100 Board Connector (WHDI Connector), page 15. 2.6 E2PROM The E2PROM is currently a system option, enabling mating and authentication in a multipoint design environment. 2.7 40MHz Clock Gen An on-board 40MHz TCXO is connected to the MAX2828 chipsets and the AMN2210 baseband. The clock is then divided by two by the AMN2210 and supplied to the LPC2103 uC. Version 1.0 AMIMON Confidential 5

Overview Version 1.0 AMIMON Confidential 6

Interfaces Chapter 3 Interfaces 3.1 Video Data Input and Conversions Figure 3: Video Data Receiver Path Figure 3 shows the basic control over the video data output. Essentially the receiver mirrors the video format of the transmitter end and so most of the configurations are done on the transmitter end. The video output data is uncompressed digital video up to 3*10 bits in width. The video interface provides a direct connection to the inputs of a display device, an HDMI transmitter, or any other video interface device. Color Space Converter The receiver can output either RGB or YCbCr color space. For more details, you may refer to the MAC registers in the programmer's reference guide. Color Range Limiter The YCbCr data range can be limited to 16-235. Version 1.0 AMIMON Confidential 7

Interfaces Common Video Output Format Table 1 lists the common supported video output resolutions. Table 1: Common Supported Video Input Resolutions Input Pixel Clock (MHz) Color Space Video Format Bus Width 480i 480p XGA 720p 1080i RGB/YCbCr 4:4:4 24 27 27 65 74.25 74.25 Video Channel Mapping The 30 bit video output signals are mapped to the RGB and YCbCr color space according to the options described in the following table: Table 2: Video Channel Mapping Option D[29:20] D[19:10] D[9:0] #1 RED (Cr) GREEN (Y) BLUE (Cb) #2 RED (Cr) BLUE (Cb) GREEN (Y) #3 GREEN (Y) RED (Cr) BLUE (Cb) #4 GREEN (Y) BLUE (Cb) RED (Cr) #5 BLUE (Cb) RED (Cr) GREEN (Y) #6 BLUE (Cb) GREEN (Y) RED (Cr) The AMN121000 allows any of the output video channels options. The first option is the default from power-up. In order to change the video channel mapping, refer to the appropriate programmer's reference guide. 3.1.1 Video Interface Output Timing Diagram 3.1.1.1 Timing Requirements Important: The following parameters relate to the AMN2210 baseband chipset and not to the entire AMN12100 board. Table 3: Video Interface Symbol Parameter MIN TYP MAX Units DCLK period 12.8 40 ns TDCKCYCCLK frequency 25 78.125DTDCKFREQ MHz TDCKDUTY DCLK duty cycle 40% 60% ns D AMIMON Confidential 8 TDCKPDR Propagation delay after CLK rising edge 1.0 4.0 ns DTDCKPDF Propagation delay after CLK falling edge 1.0 4.0 ns Version 1.0

Interfaces 3.1.1.2 Timing Diagram EDGE = 0 EDGE = 1 Figure 4: Timing Diagram 3.2 Audio Data Capture AMN12100 audio processing logic block receives the audio stream from the WHDI wireless link and regenerates the appropriate clock and data. If the transmitter end was configured to SPDIF audio interface, then the audio is output on the receiver side through the SPDIF. The same is true for the I2S interface. No constraints exist for a coherent video and audio clock, where coherent means that the audio and the video clock must have been created from the same clock source. The AMN12100 supports two-channel audio-sampling frequencies of up to 48KHz, 32 bits per sample. Version 1.0 AMIMON Confidential 9

Interfaces 3.2.1 I2S Bus Specification The AMN12100 supports a standardized communication structure inter-IC sound (I2S) bus. As shown in Figure 5, the bus has three lines: continuous serial clock (SCK), word select (WS) and serial data (SD). In addition, it has a MCLK signal which is synchronized to and a multiple of the WS. The external device generating SCK and WS is the AMN12100. Figure 5: I2S Simple System Configurations and Basic Interface Timing The AMN12100 outputs exactly 32 bits for each channel (left and right). By default, the serial data is valid on the leading (LOW to HIGH) edge of the clock signal, but it can also be configured to be valid on the edge (HIGH to LOW) of the clock signal. The WS is also valid by default on the leading edge of the clock signal. The WS line changes one clock period before the first bit of the transmitted channel. The AMN12100 mirrors the transmitter's end audio inputs and so the MSB and the LSB position are defined at the audio source at the transmitter side. In case the audio samples in the transmitter are less than 32 bits long, they are padded with zeroes to generate receiver output samples of 32 bits. 3.2.1.1 MUTE The AMN12100 has an error detection mechanism. It outputs a high MUTE signal in case of bad audio reception (bad frames). Version 1.0 AMIMON Confidential 10

Interfaces 3.2.1.2 Timing Requirements Table 4: Audio Interface Ouput Timing Symbol Parameter MIN TYP MAX UnitsTSCKCYC SCK period 325 976 ns TSCKFREQ SCK frequency 1.024 3.072 MHz TSCKDUTY SCK duty cycle 40 60 % TDCKPDR Propagation delay after SCK rising edge 25 ns TDCKPDF Propagation delay after SCK falling edge 25 ns 3.2.1.3 Timing Diagram EDGE = 1EDGE = 0 Figure 6: I2S Output Timings Version 1.0 AMIMON Confidential 11

Interfaces 3.3 Management Buses and Connectors 3.3.1 Two-Wire Serial Bus Interface The WHDI application observes and controls the AMN12100 via a Two-Wire interface and an interrupt line connecting the application microcontroller and the AMN12100 MiniMAC microcontroller. The protocol of the Two-Wire-bus for the WHDI application / MiniMAC interface is described in the following sections. The Two-Wire bus is bidirectional and, as its name implies, it has only two wires: a Serial Clock Line (SCL) and a Serial Data Line (SDA). The Two-Wire architecture includes master and slave devices. The master initiates a data transfer on the bus and generates the clock signal. The AMN12100 MiniMAC operates as a slave device. Each slave device is recognized by a unique address and can operate as either a receive-only device or a transmitter with the ability to both receive and send information. ApplicationMicroController(Two-Wire Master)WHDI MiniMAC(Two-Wire Slave)SDASCL Figure 7: Two-Wire / Application-MiniMAC connection On top of the Two-Wire low level operation described in sections 3.3.1.2 and 3.3.1.3, the WHDI Application and the MiniMAC microcontrollers communicate with each other in a defined protocol, which avoids all possibilities of confusion. The protocol defines command oriented transactions between the application and the WHDI MiniMAC. Each Two-Wire command has a predefined data byte length and is defined to be exactly one Two-Wire transaction long. 3.3.1.1 Device Addresses The MiniMAC device address may be altered by two jumpers on VDU/VSU board. Table 5: Device Addresses Device Address MiniMAC uC 0x62 or 0x82 or 0x90 or 0x70 (Board configuration dependant) Alternatively, the device address can be set in the MAC SW in advance. 3.3.1.2 MiniMAC uC Write Operation Figure 8 demonstrates a write transaction which sends 2 data bytes and which ends with the master stop bit. Each write transaction sends one or more data bytes to the MiniMAC, beginning at an explicit 2 bytes long address. Multiple data bytes may be written as the MiniMAC stores the received register data until the master sends a stop bit. The MiniMAC updates the register value upon a successful termination of a write transaction. I6writeI5...Two-Wire Slave address ackA15 A8A14 ...register address ackA7A0A6...register address ackD7 D0D6 ...register data0 ackD7D0D6...register data1 ackSTOPSTART Figure 8: Two-Wire MiniMAC Write Commands Version 1.0 AMIMON Confidential 12

Interfaces 3.3.1.3 MiniMAC uC Read Operation This operation reads from a specific 2- byte address. The read transaction is divided into two parts. In the first part, the Two-Wire master sends a write command to the slave containing only the required start address. (The address is always 2 bytes long.) In the second part, multiple bytes may be read from consecutive addresses. The MiniMAC puts the appropriate data on the Two-Wire bus and the internal address is automatically incremented. A stop bit is sent by the master only when the entire transaction has been completed. I6writeI5...Two-Wire Slave address ack register address ack register addressSTARTackA15 A8A14 ... A7A0A6... I6readI5...Two-Wire slave address ackSTART Data Byte 0register data ackData Byte 1register data ackSTOP Figure 9: Two-Wire Read Command 3.3.1.4 WHDI Application / MiniMAC Protocol The WHDI programmer’s reference defines the MiniMAC registers data structure. Each register has an associated group id and index offset address. The group id and the index offset are each 1 byte long. Together they define a register address that is 2 bytes long. Each register has an attributed length (in byte units). All registers within the same group have the same length. A Two-Wire transaction to a specific register includes 2 bytes of register address and the register data bytes. The register is written in one transaction. If the transaction terminates ahead of time or is too long, the MiniMAC issues an error interrupt and does not store the received values. The register is read in one transaction, as described in section 3.3.1.3. If the read transaction finishes ahead of time, the MiniMAC issues an error interrupt. 3.3.2 Interrupts There is one interrupt connected to the WHDI connector. The interrupt source is the AMN2110 MiniMAC uC. For details about the interrupt, please refer to the programmer's user guide. Version 1.0 AMIMON Confidential 13

Interfaces 3.4 Reset and Wake-up Timer The AMN12100 has one hard RESET input pin connected directly to the AMN2110 and through a MicroPower circuit to the LPC2103 uC, as described in Figure 10. Upon power up, the MicroPower circuit asserts the uC reset pin for about 150msec. Assertion of the LPC2103 reset starts its internal wake-up timer, causing the internal chip reset to remain asserted until the external reset is de-asserted, the 20MHz clock runs, a fixed number of clocks have passed and the on-chip flash controller has completed its initialization. When the LPC2103 internal reset is removed, the processor begins executing at address 0, which is the reset vector. At that point, all of the processor and peripheral registers have been initialized to predetermined reset values. The processor initializes the AMN2110 baseband chipset. After the reset is de-asserted for TBD msec, it is ready to operate. The wake-up timer monitors the 20MHz clock in order to check whether it is safe to begin code execution. Figure 10: Reset Mechanism Version 1.0 AMIMON Confidential 14

WHDI Connector Pin-Outs Chapter 4 WHDI Connector Pin-Outs 4.1 Signals Table 6: WHDI Connector Signals # of Pins Pin Name Description / Functionality Group Direction Remarks 30 D[29:0] 30-bit RGB (10:10:10) or YCrCb (10:10:10) Video Out 1 DCLK Video data clock Video Out Up to 78.125 MHz 1 DE Data enable Video Out 1 H_SYNC Horizontal sync Video Out 1 V_SYNC Vertical sync Video Out 1 SPDIF SPDIF audio interface Audio Out 1 SD I2S audio interface Serial Data signals Audio Out 1 SCLK I2S continuous serial clock Audio Out Up to 3.072Mbps 1 WS(LRCLK) I2S Word Select (Left/right clock) which defines also the sampling rate Audio Out 1 MCLK I2S master clock coherent to WS according to specified ratio Audio Out Rate is adjustable on RX side 1 SDA Two-wire Serial Bus Data (Slave Mode) Control I/O Control I/F for WHDI 1 SCL Two-wire Serial Bus Clock (Slave Mode) Control In Control I/F for WHDI 1 INT Interrupt from WHDI module Control Out 1 RESET Reset / Power-down line Control In 1 MUTE MUTE signal Audio Out Signals audio error and can be used by the next audio device down the line to mute the audio when errors occur 6 TBD[5:0] TBD0, TBD1, TBD4, TBD5 are reserved in AMN11100, AMN12100 as an option for external power rail to the on board uC TBD TBD 8 3.3V VCC Power Power 300 mA maximum rating per pin 6 3.3V_OR_5V High Power rail pins, In AMN11100, AMN12100 connect these power rail pins to the 3.3V power rail Power Power For board designed as "High-Power" PA connect this rail to 5V, For Rx (AMN12100) connect always to 3.3V power 15 GND Ground Power Power Version 1.0 AMIMON Confidential 15

WHDI Connector Pin-Outs 4.2 Connector Schematics AMIMON Confidential 16 WHDI_TBD3WHDI_D27WHDI_D25WHDI_D29WHDI_D19WHDI_D21WHDI_D23WHDI_SPDIFWHDI_V_SY NCWHDI_TBD4WHDI_MCLKWHDI_H_SYNCWHDI_TBD5WHDI_DER3NCR0603 1 2R1NCR0603 1 2Note: Max. current rating per pin 0.3 AmpWHDI_TBD6WHDI_D2WHDI_D12WHDI_D10WHDI_D8WHDI_D6WHDI_D4Note: For AMN11100 and AMN12100boards connect to 3.3V power railWHDI_TBD0WHDI_TBD1WHDI_D28WHDI_D24WHDI_D26WHDI_D20WHDI_D22WHDI_D18WHDI_RESET_Note: uP external power optionJ1FX10A-80P/8-SV1FX10A-80P_8-SV11133557799111113131515171719192121232325252727292931313333353537373939414143434545474749495151535355555757595961616363656567676969717173737575777779792244668810 1012 1214 1416 1618 1820 2022 2224 2426 2628 2830 3032 3234 3436 3638 3840 4042 4244 4446 4648 4850 5052 5254 5456 5658 5860 6062 6264 6466 6668 6870 7072 7274 7476 7678 7880 80S1S1 S2 S2S3S3 S4 S4S5S5 S6 S6S7S7 S8 S83.3V_OR_5VWHDI_D16WHDI_D14WHDI_INT3.3VWHDI_DCLK3.3V_OR_5VWHDI_SDAWHDI_D3WHDI_D13WHDI_D15WHDI_D5WHDI_D1WHDI_D7WHDI_D9WHDI_D11WHDI_D0WHDI_I2S_D1WHDI_LRCLKR4NCR0603 1 2uP_VR2NCR0603 1 2WHDI_D17WHDI_SCLKWHDI_I2S_D0WHDI_SCLWHDI_TBD2WHDI ConnectorNote: uP external power optionNote: For AMN11100 and AMN12100boards connect to 3.3V power rail Figure 11: WHDI Connector Version 1.0

WHDI Connector Pin-Outs 4.3 Pin List Table 7: Rx WHDI Connector Pin List Pin Number Signal Pin Number Signal Pin Number Signal 1 3.3V 31 1.8V(*) 61 D12 2 3.3V 32 1.8V(*) 62 D7 3 3.3V 33 RESET 63 D10 4 3.3V 34 SCL 64 D5 5 3.3V 35 INT 65 D8 6 3.3V 36 SDA 66 D3 7 3.3V 37 N.C 67 D6 8 3.3V 38 MUTE 68 D1 9 3.3V_OR_5V(**) 39 D28 69 D4 10 3.3V_OR_5V(**) 40 D29 70 D0 11 3.3V_OR_5V(**) 41 D26 71 D2 12 3.3V_OR_5V(**) 42 D27 72 DE 13 3.3V_OR_5V(**) 43 D24 73 HSYNC 14 3.3V_OR_5V(**) 44 D25 74 VSYNC 15 GND 45 D22 75 MCLK 16 GND 46 D23 76 SPDIF 17 GND 47 D20 77 N.C. 18 GND 48 D21 78 I2S_D0 19 GND 49 D18 79 LRCLK 20 GND 50 D19 80 SCLK 21 GND 51 D16 22 GND 52 D17 23 GND 53 D14 24 GND 54 D15 25 GND 55 GND 26 GND 56 D13 27 GND 57 DCLK 28 GND 58 D11 29 1.8V(*) 59 N.C 30 1.8V(*) 60 D9 (*) Optional – Contact Amimon Ltd. for more details. (**)These lines should be connected to a 3.3V power supply. An option for a 5V power supply exists for extended range. Extended range requires a different AMN1210 version. Contact Amimon Ltd. for more details. Version 1.0 AMIMON Confidential 17

WHDI Connector Pin-Outs Version 1.0 AMIMON Confidential 18

Electrical Specifications Chapter 5 Electrical Specifications 5.1 Operating Conditions and Electrical Characteristics The following tables describe the operating conditions and electrical characteristics required for working with the AMN12100. Table 8: Absolute Maximum Ratings over Operating Case Temperature Range Supply input-voltage range, VI 0 to 3.6 V Ambient temperature range 0°C to 70°C Storage temperature range, Tstg -40°C to 125°C Table 9: Recommended Operating Conditions Parameter Min. Typ. Max. Unit DVDD Module supply voltage 3.15 3.3 3.45 V VSS Supply ground 0 V VIH High-level input voltage 0.7 DVDD V VIL Low-level input voltage 0.3 DVDD V VOH High-level output voltage (DVDD = MIN, IOH = MAX) 0.8 DVDD V VOL Low-level output voltage (DVDD = MIN, IOL = MAX) 0.22 DVDD V IOH High-level output current -8 mA IOL Low-level output current 8 mA TCOperating case temperature 0 70 °C Table 10: Electrical Characteristics over Recommended Range of Supply Voltage and Operating Conditions Parameter Test Conditions Min. Typ. Max. Unit IIInput current VI = VSS to DVDD ±20 μA IOZ Off-state output current VO = DVDD or 0 V ±20 μA IDVDD Module supply DVDD = Max., Video Clock = 75 MHz, with activity on all I/O terminals 1800 mA CiInput capacitance 10 pF CoOutput capacitance 10 pF Version 1.0 AMIMON Confidential 19

Electrical Specifications Version 1.0 AMIMON Confidential 20

Design Guidelines Chapter 6 Design Guidelines 6.1 Digital Layout Recommendation To better understand the layout guidelines, please refer to the AMN12100 schematics which are part of the HDK package. 6.1.1 Stuck Up Recommended stuck up for 10 layers design: • Total thickness 1.6mm • Tolerance: 10% Table 11: Digital Layout Recommendation Conductor Width [mil] Control Impedance [ohm] StuckUp Before Stripline Differential thickness Scale Required Design Before Before Layer Title Des. Oz/mil Layer line space line space Required Design Required Design Type No Cu 0.5 Oz CS 5 0 5.25 5.25 0 0 100 100 SIG L1 Space 7 mil 15 30 14 31 0 0 50 48 Cu 0.5 Oz L2 11 0 12 0 50 50 0 0 GND L2 Space 4 mil 0 0 0 0 0 0 0 0 Cu 0.5 Oz L3 5 6 4.25 6.75 0 0 100 100 SIG L3 Space 7 mil 6 0 5 0 50 50 0 0 Cu 0.5 Oz L4 0 0 0 0 0 0 0 0 GND L4 Space 4 mil 0 0 0 0 0 0 0 0 Cu 0.5 Oz L5 0 0 0 0 0 0 0 0 VCC L5 Space 9 mil 0 0 0 0 0 0 0 0 Cu 0.5 Oz L6 5 6 4.5 6.5 0 0 100 100 SIG L6 Space 4 mil 6 0 5.5 0 50 50 0 0 Cu 0.5 Oz L7 0 0 0 0 0 0 0 0 GND L7 Space 7 mil 0 0 0 0 0 0 0 0 Cu 0.5 Oz L8 5 6 4.25 6.75 0 0 100 100 SIG L8 Space 4 mil 6 0 5 0 50 50 0 0 Cu 0.5 Oz L9 11 0 12 0 50 50 0 0 GND L9 Space 7 mil 15 30 14 31 0 0 50 48 Cu 0.5 Oz PS 5 0 5.25 5.25 0 0 100 100 SIG L10 Version 1.0 AMIMON Confidential 21

Design Guidelines 6.1.2 General Guidelines • Keep traces as short as possible. • Traces should be routed over full solid reference plans. • Sensitive lines like reset and clocks should be routed with special care.  These lines should be routed over full solid power plans (ground or power).  Traces should be routed at least 2 times the trace width away from other lines in the same routing layer.  Place a series resistor ~30 ohm at the clock source. • Keep digital signals away from the analog side. 6.1.3 WHDI Lines • Place series resistors on all output lines (near the outputs pins). • Series resistors on input lines are unnecessary. (The series resistors should be placed on the interface board.) 6.1.4 Power and Ground • Use a solid ground plan. • Ground plans separation is unnecessary. • Place decoupling capacitors near power pins. (Refer to the schematics and BOM for recommended values.) • Analog power pins should be filtered with ferrite beads. (Refer to the schematics and BOM for recommended values.) 6.1.4.1 Power Rails/Pins Summary for AMN2210 Chip: • Analog:  1.2 Volt:  Pins names:  AD12_0_AVDD1V2  AD12_0_ARVDD1V2  AD12_1_AVDD1V2  AD12_1_ARVDD1V2  AD12_2_AVDD1V2  AD12_2_ARVDD1V2  AD12_3_AVDD1V2  AD12_3_ARVDD1V2  AD12_4_AVDD1V2  AD12_4_ARVDD1V2  DA10_AVDD1V2  PLL0_AVDD  PLL1_AVDD  PLLA_AVDD  AD8_AVDD1V2  3.3 Volt:  Pins:  AD8_AVDD3V3  DA10_AVDD3V3  O_PRE_AVDD  IO_PST_AVDD Version 1.0 AMIMON Confidential 22

Design Guidelines • Digital:  1.2 Volt:  Pins names:  VDD_0 to VDD_9 (total 10 pins)  3.3 Volt:  Pins:  VDD_IO_0 to VDD_IO_8 (total 9 pins) 6.2 RF Design Recommendation 6.2.1 RF Components All passive components must have compatible performance with components used in the Amimon reference design. 6.2.2 Power Management The power management is divided such that each channel has an independent filtered power supply of 2.85Vdc. Figure 1 shows the power scheme of the RF section of the receiver. LDO300mAMAX2828Synth.70mAVcc120mALDO300mAMAX2828Synth.70mAVcc120mALDO300mAMAX2828Synth.70mAVcc120mALDO300mAMAX2828Synth.70mAVcc120mALDO300mAMAX2828Synth.70mAVcc120mA3.3vClock CircuitTCXO+Buffers20mALDO120mA/Low NoisePower Amplifier/300mARSSI MUX3.3V/10mA Figure 12: Receiver RF Power Scheme 6.2.3 Device Application Notes For the best performance, follow the application guidelines of the chosen devices. Regarding the MAX2828 transceiver, follow the Application Note AN3630 that can be downloaded from Maxim-ic website. 6.2.4 Antennas The design of the antennas and matching is performed individually for each product. Changing board stack-up or outline of the RF section can impact the system performance and a matching procedure should be performed. Version 1.0 AMIMON Confidential 23

Design Guidelines Version 1.0 AMIMON Confidential 24

Mechanical Dimensions Chapter 7 Mechanical Dimensions The following shows the mechanical dimensions for the AMN12100: Figure 13: Mechanical Dimensions Version 1.0 AMIMON Confidential 25

Mechanical Dimensions Version 1.0 AMIMON Confidential 26

Navigation menu